175. A novel bridged-insert cascaded five level inverter topology

¹Chettinad College of Engineering and Technology, Karur, Tamilnadu, India

^{2, 4}Jansons Institute of Technology, Coimbatore, Tamilnadu, India ³Erode Sengunthar Engineering College, Erode, Tamilnadu, India ⁵Kongu Engineering College, Erode, Tamilnadu, India ¹Corresponding author

E-mail: ¹bask2k1@yahoo.co.in, ²ssk@jit.ac.in, ³lanbarasu78@yahoo.co.in, ⁴jit.gowtham@gmail.com,
⁵oremkay@gmail.com

Received 26 October 2018; received in revised form 9 November 2018; accepted 16 November 2018 DOI https://doi.org/10.21595/jme.2018.20338

Check for updates

Copyright © 2018 Senthilkumar Arumugam, et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Abstract. Inverters are basically power electronics devices that are used to convert DC power to AC at a required frequency and voltage level. Their main application area in real-time is in high voltage and high-power applications in which the switching stress as well as total harmonic distortion must be low. Multilevel inverter technology has been emerging in recent times, as a very important substitute in for high-power medium-voltage energy governed devices. Multi-level inverters also have a major role in interconnected grid systems used nowadays. There are several major topologies of multilevel inverters that exist in literature: Diode clamped (DMLI) (aka neutral-point clamped), and Flying capacitor multilevel inverter (FCMLI) (aka capacitor-clamped) [1] and Cascaded H-bridges converter (CMLI) (i.e., cascaded multicell using separate dc sources). This paper discusses the principal benefits and drawbacks of increasing the number of levels of the inverter and how it has an effect on the efficiency and losses in the MLI architecture and how this difficulty as well as the overall performance of the systems can be improved using a novel Bridged-Cascaded H-bridge MLI topology. There are n-level inverter topologies possible. The paper proposes a novel bridged-insert cascaded MLI topology. The focus of the paper is on 5-level inverter topologies. The simulation has been carried out using MATLAB/Simulink.

Keywords: EPSO, Simulink, MLI, testing.

1. Introduction

With advancements in technology, the demand for high power devices is on the rise. The power requirement these days are in the megawatt level. It is not possible nowadays to connect a single power semiconductor switch directly to a medium-voltage grid. The medium voltage grid has voltage ratings as follows: 2.3, 3.3, 4.16, or 6.9 kV. In order to overcome this problem, multilevel inverters have been invented [2]. Power electronics involves the controlling and conditioning of electric power. The electric power maybe AC or DC power of given amplitude. Electric power conversion becomes necessary when the power handling capability of the load is different from what is actually available (at the input side or source end). The conversion is primarily done using switches-including semiconductor devices such as diodes, thyristors, IGBT's, MOSFETs, etc. [3, 4]. Multilevel inverters are power electronic devices used to synthesize a required output voltage level from several input dc inputs voltage levels. Multilevel inverters consist of an array of power semiconductor devices and other active elements such as capacitor. The commutation of the switches adds to the capacitor voltages. The power semiconductors however can withstand only reduced voltages. Compared to conventional two-level inverter topologies, the multilevel inverter architectures provide a medium to high voltage range. Multilevel inverters provide enhanced voltage and current waveforms and also have the capability to reduce the unwanted

harmonics. Multilevel inverters help diminish the switching losses. Their outputs yield multi-step voltage which helps to achieve improved power quality as well as better voltage capability. Of this, the most attractive feature is the small voltage step size of the multilevel inverters – it helps in achieving high voltage capability, lower harmonic components, lower switching losses, better electromagnetic compatibility, and improved power quality. The multilevel inverter can be functioned in both its fundamental as well as high switching frequencies [5].

The following are the advantages of multilevel inverter architecture:

1) It is the smaller output voltage step of multilevel inverters that is the main attractive features:

a) Increases the voltage capability,

b) Reduces the harmonic components present in the waveform,

c) Reduces the switching losses,

d) Improves the electromagnetic compatibility.

e) Generate output voltages with extremely low distortion and lower dv/dt .

2) Besides, the multilevel inverters can be functioned both at its fundamental switching frequency as well as the high switching frequency PWM.

3) They obtain input current with comparatively much lower distortion.

4) They generate smaller common-mode (CM) voltage. This helps reduce the stress in the motor bearings. However, we can completely eliminate the CM voltage by using sophisticate d modulation techniques.

Besides the various advantages presented by a multilevel inverter, it also comes at the cost of a few disadvantages:

1) The most notable drawback is that the power semiconductor switches require multilevel power conversion.

2) The small voltage steps are typically produced by isolated voltage sources or a bank of series capacitors. As for the isolated voltage sources their availability may be a major concern and the next problem is the voltage balance requirement of the series capacitor network.

2. Literature survey

Fig. 1, 2 and 3 depict one phase leg of inverters with different 2 levels, 3 levels and n levels, respectively. An ideal switch can be used to represent a semiconductor device with x number of positions. The 2-level inverter generates an output voltage with two values with respect to the negative terminal of the capacitor, hence the name. Similarly, a 3-level inverter generates three voltages, and an n -level, n voltage values.

Fig. 1. Single-phase inverter with different 2 levels **Fig. 2.** Single-phase inverter with different 3 levels

By varying the number of levels in the inverter, the output voltage will show varying number of steps. So, as the number of levels increase, the number of steps in the waveform will also correspondingly increase; it therefore reduces the harmonic distortion. But, on the other hand, as the number of levels is increased it leads to a rise in the complexity of the topology and also presents voltage imbalances.

Fig. 4 depicts a three-phase voltage source inverter, also known as a two-level inverter. P1, P2, and P3 are the poles and θ is the neutral point.

The poles are connected to loads and these loads are considered to be inductive. The current

through an inductive circuit should never be open. So, a path should always be provided for the current to flow through. So, one of the ends of the pole is connected to the load terminal, whereas the other end will be connected to one throw or the other. Hence, a path will always be present for the current to pass through. Power can flow in both the directions. The switches can be depicted by IGBTs. We are using two IGBTs in a single leg. A single unit or switch is able to conduct current in both the directions. When one of the switches in a leg is on, the other is blocked or in OFF state [1, 6, 7].

Fig. 3. Single-phase inverter with different n levels

2.1. Realization of different types of switches

2.1.1. SPDT Switch or a simple 2-level inverter realization

The internal realization of simple SPDT switch using IGBTs and diodes is shown in Fig. 5 below. P' represents the pole and T1 and T2, the throws. The voltage across the two throws is $+V_{DC}$. One end of the pole will be connected to one of the throws (T1 or T2), and the other end to the load. Depending on the direction in which the load current is flowing through the switch, it is either the diode or the transistor that forms a component part of the switch that will be conducting. So, the diode and the transistor form a complementary pair (either S1and D2 are ON or D1 and S2 are ON). The circuit therefore operates as a SPDT switch. There are only two possible output voltage levels at the pole end: $+V_{DC}$ or $-V_{DC}$. So, this circuit can be used a 2-level inverter as well.

Fig. 5. SPDT switch electronic realization

2.1.2. SPTT Switch or a simple 3-level inverter realization.

Fig. 6 depicts the electronic realization of Single Pole Triple Throw (SPTT) switch. It is observed that the waveform quality of such an SPTT switch is superior to that of a SPDT switch.

Case 1: In order to connect P' to T1, S1 and S2 must be ON.

Case 2: In order to connect P' to T2, S2 and S3 must be ON.

Case 3: In order to connect P' to T3, S3 and S4 must be ON.

The waveform quality of an SPTT switch is attributed due to the following reason. The average pole voltage at P' at any point will be the average of the voltages at T1, T2 and T3. If T1 is at +0.5 V_{DC} , T3 at -0.5 V_{DC} and T2 at 0 V, then V_{P} , is between +0.5 V_{DC} and -0.5 V_{DC} . If we want to obtain a pole voltage of $0.25V_{DC}$, we can realize it using a 2-level inverter. It can be obtained by applying +0.5 V_{DC} for a longer time and $-0.5V_{DC}$ for a relatively shorter time, so that the average of the voltage applied approximates to a $0.25V_{DC}$. However, the same realization can be done using a 3-level inverter as follows. A 3-level inverter, as the name suggests, can produce 3 output voltage levels: $\pm 0.5 V_{DC}$ and 0. So, simply apply $+0.5 V_{DC}$ and 0 V for the same amounts of time. This second method is much more efficient and generates a waveform of better quality than that produced using a 2-level inverter, since it is a time-averaging technique and it ensures that the maximum instantaneous error possible. Yet another advantage of this method is that the diodes D1 and D2 keep a constant check to ensure that the switches only work between the specified voltage ranges.

Fig. 6. SPTT switch electronic realization

2.2. Types of multilevel inverters

There are several major topologies of multilevel inverters that exist in literature; the classification is based on the different mechanisms involved. This paper discusses the types of symmetrical MLIs.

Fig. 7. The categories of multilevel inverters

2.2.1. Symmetrical multilevel inverters

These inverters have equal amplitude of voltage sources. Diode clamped (DMLI or neutral-point clamped), flying capacitor multilevel inverter (FCMLI or capacitor-clamped) and Cascaded H-bridges converter (CMLI) (i.e., cascaded multicell using separate dc sources) are the types of symmetrical multilevel inverters.

H-bridge design was the first topology to be developed. In this, the scaling can be done easily. The H-bridge inverter consists of isolation transformers for isolating the voltage source. Then the diode-clamped inverter was developed. It consisted of a of a series capacitors. Later came the flying-capacitor topology. The difference compared to the diode-clamped inverter is that in flying-capacitor topology the voltage levels are clamped using floating capacitors.

2.2.1.1. Diode clamped or neutral-point clamped (NPC) multilevel inverter

This inverter mainly uses diodes to limit voltage stress on the power device. Assume that the voltage across each capacitor and each switch is V_{nc} . An m level inverter consists of (m⁻¹) voltage sources, (m^{-1}) capacitors, $2(m^{-1})$ switching devices and $(m^{-1}) \times (m^{-2})$ diodes per leg [8, 9].

Single-phase Three-level NPC Inverter

Case 1: To connect the pole P' to T1, S1 and S2 are ON, whereas S3 and S4 are OFF.

Case 2: To connect the pole P' to T2, S2 and S3 are ON, whereas S1 and S4 are OFF.

Case 3: To connect the pole P' to T3, S3 and S4 are ON, whereas S1 and S2 are OFF or S1 and S2 are ON, whereas S3 and S4 are OFF.

So, on analysing, we can conclude that S1 and S3 are complementary and so are S2 and S4. So, we can see that S2 and S3 tend to ON longer than the switches S1 and S4, and consecutively dissipate more power than S1 and S4. So, the losses from S2 and S3 are higher than the losses from S1 and S4. So, we need two different gating signals one for S1 and S3, and another for S2 and S4 (since these pairs are complementary during operation). So, comparison we find that a 2-level inverter requires only a single gating signal, whereas a 3-level inverter requires 2 gating signals.

Fig. 8. One leg of a 3-level NPC inverter **Fig. 9.** 5-level flying capacitor clamped MLI

2.2.1.2. Flying capacitor multilevel inverter

This inverter mainly uses capacitors to limit voltage stress on the power device. The circuit diagram is very similar to the diode clamped multilevel inverter, with the only difference that capacitors are used to divide the input DC voltage, so that the voltage across each of the capacitors as well as each switch is V_{DC} . For an m-level inverter, (m^{-1}) capacitors are required. The diodes of the diode-clamped MLI are replaced by capacitors. However, at the input end, the 2 capacitors will be pre-charged to a fixed voltage level in order to act as the DC voltage source, whereas, the

other two capacitors will not be connected to any fixed voltage- in other words it is varying and hence the name 'flying'. The Fig. 9 shows the 5-level flying capacitor clamped MLI [10].

2.2.1.3. Conventional cascaded multilevel inverter

This type of inverter is based on H-bridge inverters they are connected together in series. The output voltage will be sinusoidal in nature. It is calculated as the sum of the voltages produced by each of the cells. If n is the number of cells, then there will be $(2n+1)$ output voltage levels. The main plus point of the cascaded MLI is that it uses lesses number of component devices compared to the other two types of symmetrical MLIs. Thereby, the price as well as the weight of the cascaded MLI is comparatively much less than the other two types of MLI topologies [11, 12].

2.2.2. Single-phase cascaded 3-level inverter realization

Fig. 10 depicts a cascaded inverter with multiple levels.

For switch S_n , the transistor is represented as Q_n and the diode as D_n . The working of the circuit is as follows:

Case 1: Applying the gating signal, if switch S1 is ON, transistor Q1 and Q4 will be ON or diodes D2 and D3 will be ON. Then the output is $+V_{DC}$.

Case 2: If S2 is ON, Q2 and Q3 will be ON or D1 and D4 will be ON. The output is $-V_{DC}$.

Case 3: However, if S3 is ON, then either Q1 or D3 will be ON, or D1 and Q3 will be ON. In either case the output will be $V_{out} = 0$ V.

Case 4: Similarly, if S4 is ON, then either Q2 or D4 will be ON, or D2 and Q4 will be ON. In either case the output will be $V_{out} = 0$ V.

Fig. 10. Conventional cascaded 3-level MLI realization

2.3. -level mli

In a 2-level inverter, the output voltage can have only 2 voltage levels. A 3-level inverter in the other hand can have $\pm V_{DC}/2$, 0 (3 values). This section observes how the output voltage value changes for a 4-level and 5-level MLI [13, 14].

The circuit shown in Fig. 11 is that of a single pole four throw switch which consists of one pole and 4 throws.

The pole voltage can take values: $\pm 0.5V_{DC}$, $\pm 0.167V_{DC}$.

The Fig. 12 depicts a single pole five throw switch.

The pole voltage can take values: $\pm 0.5V_{DC}$, $\pm 0.25V_{DC}$, 0.

2.3.1. Single-phase five-level NPC inverter

2.3.1.1. Diode-clamped inverter

Initially, to start with, let us consider a 5-level diode-clamped inverter. Take one leg first. The dc rail 0 is the reference point of the output phase voltage. The steps to obtain the 5-level waveform are:

Case 1: For an output voltage level $V_{out0} = V_{DC}$, turn on all upper-half switches S1 through S4.

Case 2: For an output voltage level $V_{out0} = V_{DC}/2$, turn on two upper switches S3 through S4 and two lower switches S1' and S2'.

Case 3: For an output voltage level $V_{out0} = 0$, turn on all lower half switches S1' through S4'.

Fig. 11. Single pole four throw switch **Fig. 12.** Single pole five throw switch

State 1 is known as ON condition whereas State 0 is known as OFF condition. Each switch is turned ON only for one-unit time per cycle. The architecture in Fig. 5 consists of four complementary switch pairs in each phase.

The switch-pairs forming the inverter legs are (S1, S1'), (S2, S2'), (S3, S3') and (S4, S4'). Therefore, if any one of the switches in the complementary pairs is ON, the other switch of the same pair must be OFF. The line voltage consists of the positive phase-leg voltage of terminal and the negative phase-leg voltage of terminal*.* Each phase-leg voltage tracks one-half of the sinusoidal waves. So, the resulting line voltage is a five-level staircase wave (refer Table 1).

Fig. 13. Diode-clamped multilevel inverter with 5-levels

Switch state								
S1	S ₂	S3	S4	S1'	S2"	S3'	S4'	Output
ON	OΝ	ON	ON	OFF	OFF	OFF	OFF	$+V_{DC}/2$
OFF	ON	ON	ON	ON	OFF	OFF	OFF	$+V_{DC}/4$
OFF	OFF	OΝ	ON	ON	ΟN	OFF	OFF	
OFF	OFF	OFF	ON	ON	ON	ON	OFF	$-V_{DC}/4$
OFF	OFF	OFF	OFF	ΟN	ΟN	ON	ON	$-V_{DC}/2$

Table 1. Diode clamped inverter-switch states and output voltage levels

2.3.1.2. Flying capacitor-clamped inverter

Fig. 14 shows the flying capacitors based multilevel inverter topology.

Fig. 14. Flying capacitor multilevel inverter with 5-levels

2.3.1.3. Single-phase cascaded 5-level inverter realization

Fig. 15. Cascaded multilevel inverter with 5-levels

I ADIC 4. Flying Capachol Inverter-Switch states and output vonage ievels									
Switch state					Output				
S1	S2	S ₃	S4	C3' C4'		C5'	$+V_{DC}/2$		
ON	ON	ON	ON	Not charging	Not charging	Not charging			
ON	ON	ON	OFF	Not charging	Not charging	$\hskip 0.025cm +$			
ON	ON	OFF	ON	Not charging			$+V_{DC}/4$		
ON	OFF	ON	ON	$^+$		Not charging			
OFF	ON	ON	ON		Not charging	Not charging			
OFF	OFF	ON	0N	Not charging		Not charging			
OFF	ON	OFF	ON		$^{+}$				
OFF	ON	ON	OFF		Not charging	$^{+}$	θ		
ON	OFF	OFF	ON	$^{+}$	Not charging				
ON	OFF	0 _N	OFF	$^{+}$		$^{+}$			
ON	ON	OFF	OFF	Not charging $^{+}$		Not charging			
ON	OFF	OFF	OFF	┿	Not charging	Not charging			
OFF	ON	OFF	OFF			Not charging			
OFF	OFF	0 _N	OFF	Not charging			$-V_{DC}/4$		
OFF	OFF	OFF	ON	Not charging	Not charging				
OFF	OFF	OFF	OFF	Not charging	Not charging	Not charging	$-V_{DC}/2$		

Table 2. Flying capacitor inverter-switch states and output voltage levels

3. Significance of the number of levels in a multilevel inverter

3.1. Losses in 2-level inverter

The 3-phase Voltage-source inverter in Fig. 4 has been represented in its electronic realization in the Fig. 16.

Here the losses in all the 3 legs are equal since it is a balanced load condition that we are considering. That implies that the losses due to bottom and top devices are the same. The losses include both the conduction and the switching losses. If PWM techniques are applied, however, this balance load condition may get varied and hence may lead to unequal losses in each leg.

	Switch state	Output (V_{DC})		
S_{1X}	S_{2X}	S_{1X+1}	S_{2X+1}	
ON	OFF	ON	OFF	$+2V_{DC}$
ON	OFF	OFF	OFF	$+V_{DC}$
ON	OFF	ON	ON	$+V_{DC}$
OFF	OFF	ON	OFF	$+V_{DC}$
ON	ON	ON	OFF	$+V_{DC}$
OFF	OFF	OFF	OFF	0
ON	ON	ON	ΟN	0
ON	OFF	OFF	ΟN	0
OFF	ON	ON	OFF	0
OFF	OFF	ΟN	ΟN	0
ON	ΟN	OFF	OFF	0
OFF	ON	ON	ON	$-V_{DC}$
OFF	ON	OFF	OFF	$-V_{DC}$
ON	ON	OFF	ON	$-V_{DC}$
OFF	OFF	OFF	ON	$-V_{DC}$
OFF	ΟN	OFF	ΟN	$-2V_{DC}$

Table 3. Switch states and voltage levels of five level cascaded inverter

3.2. Losses in 3-level inverters

This is not the same case in multilevel inverters with 3 or more levels – the working is different.

Consider Fig. 10. As we said there that since switches S2 and S3 are ON for more time than S1 or S4, the power dissipation is higher in that case. That means in turn that the conduction losses are also higher in S2 and S3. Rather, the middle two devices suffer more losses.

Fig. 16. 2-level voltage source inverter

4. Proposed method

Considering the main disadvantage of the Cascaded MLI topologies, we find that the number of switches used for the circuit are much higher and hence account for a higher loss. Correspondingly even the harmonic distortion will be much higher. To overcome this problem, this paper proposes a bridged-insert cascaded MLI topology. A 5-level MLI of this type is shown in Fig. 17.

Fig. 17. Bridged-insert cascaded 5-level MLI

As you can see, the number of switches has been reduced by 3 and hence the loss can also be reduced. The working can be understood in the Table 4 that explain the devices that are ON and OFF and the corresponding output voltages.

	Output				
S1	S ₂	S3	S4	OW	V_{out}
ON	OFF	OFF	ON	OFF	V_{DC}
OFF	OFF	OFF	ON	ON	$V_{DC}/2$
OFF	OFF	ON	ON	OFF	
OFF	ON	OFF	OFF	ON	$-V_{DC}/2$
OFF	ΟN	ΟN	OFF	OFF	

Table 4. Switch states and voltage levels of five level proposed inverter

5. Results

The study and analysis of the diode clamped 5-level inverter, flying capacitor-clamped 5-level inverter, cascaded 5-level inverter as well as the proposed bridged-insert cascaded 5-level inverter were carried out using MATLAB/Simulink Tool.

The voltage output obtained across the load or in other words, at the pole was analyzed and compared. Not only that, the FFT (Fast Fourier Transform) analysis was also done in order to analyze the harmonic distortion present in the output.

5.1. Diode clamped MLI

Fig. 18. The output voltage waveform of the 5-level diode-clamped MLI

Fig. 19. The FFT of the 5-level diode-clamped MLI. Fundamental (50 Hz) = 38.7 Hz, THD = 21.97 %

5.2. Flying-capacitor clamped MLI

Fig. 20. The output voltage waveform of the 5-level flying capacitor clamped MLI

5.3. Conventional cascaded MLI

Fig. 22. The output voltage waveform of the 5-level conventional cascaded MLI

Fig. 23. The FFT of the 5-level cascaded MLI. Fundamental $(50 \text{ Hz}) = 278.6 \text{ Hz}$, THD = 20.93 %

5.4. Proposed novel bridged-insert cascaded MLI

Fig. 24. The output voltage waveform of the 5-level bridged-insert cascaded MLI

6. Analysis and comparison

Depending on the result obtained from the study conducted, a comparative analysis can be carried out. The above discussed types of MLI topologies are compared in a tabular format as shown below in Table 5.

7. Conclusions

Depending the comparative study made of the 3 types of symmetrical MLIs, it can be seen that the cascaded multilevel inverter requires minimum number of components when compared will other types, which thereby reduces the weight, price and size of the inverter device. With fewer switches or on-board components, the complexity of the circuit also reduces. So, it can be concluded that the cascaded inverter is the better choice. However, if we are able to reduce the number of switches even further, the losses and harmonic distortions can be further reduced. Hence, the novel topology of bridge-insert cascaded MLI was proposed. It used only 5 switches compared to the 8 switched used in the conventional cascaded MLIs, hence making the losses diminished. From the FFT analysis, it is found the harmonic distortions are also much reduced compared to the other inverter topologies. Hence the proposed technique of bridge-insert cascaded MLI is the best.

References

[1] Sayed Mahmoud A., Mahrous Ahmed, Elsheikh Maha G., Orabi Mohamed PWM control techniques for single-phase multilevel inverter based controlled DC cells. Journal of Power Electronics, Vol. 16, Issue 2, 2016, p. 498-511.

- **[2] Rodríguez José, Lai Jih Sheng, Peng Fang Zheng** Multilevel inverters: a survey of topologies, controls, and applications. IEEE Transactions on Industrial Electronics, Vol. 49, Issue 4, 2002, p. 724-738.
- **[3] Kou Xiaomin, Corzine Keith A., Familiant Yakov L.** Full binary combination schema for floating voltage source multilevel inverters. IEEE Transactions on Power Electronics, Vol. 17, Issue 6, 2002, p. 891-897.
- **[4] Chattoraj Juhi, Dwivedi Arpan, Pahariya Yogesh** Study of multilevel inverters for rural electrification using renewable saps system. International Journal of Engineering Sciences and Management, Vol. 7, Issue 1, 2017, p. 102-106.
- **[5] Hariprasadhsingh S., Raju P., Zabiullah S.** Systematic design of hybrid cascaded multilevel inverters with simplified DC power supply and low switching losses. International Journal of Engineering Inventions, Vol. 3, Issue 4, 2013, p. 32-50.
- **[6] Vijaybabu S., Kumar Naveen A., Krishna Rama A.** Reducing switching losses in cascaded multilevel inverters using hybrid-modulation techniques. International Journal of Engineering Science Invention, Vol. 2, Issue 4, 2013, p. 26-36.
- **[7] Suresh Sanju K., Viswanathan M. P.** A novel method to improve the control performance of multilevel inverter by multisampling. IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE), Vol. 5, Issue 5, 2013, p. 6-11.
- **[8] Kumar Vinod P., Kumar Ch. Santosh, Reddy Ramesh K.** single phase cascaded multilevel inverter using multicarrier PWM technique. ARPN Journal of Engineering and Applied Sciences, Vol. 8, Issue 10, 2013, p. 796-799.
- **[9] Gunaraj Cornelius P.** Multi sampled multilevel inverters to improve control performance. IJREAT International Journal of Research in Engineering and Advanced Technology, Vol. 1, Issue 1, 2013, p. 1-6.
- **[10] Balamurugan C. R., Natarajan S. P., Arumugam M.** A review on various multilevel inverter topologies. Global Journal of Advanced Research, Vol. 2, Issue 1, 2015, p. 142-153.
- **[11] Stala Robert** Natural capacitor voltage balance in multilevel flying capacitor converters a review of research achievements. Power Electronics and Drives, Vol. 36, Issues 2, 2016, p. 5-33.
- **[12] Leon Jose I., Franquelo Leopoldo G., Kouro Samir, Wu Bin, Vazquez Sergio** Novel modulator for the hybrid two-cell flying-capacitor based ANPC converter. International Conference on Power Engineering, Energy and Electrical Drives, 2011.
- **[13] Naderi Roozbeh, Smedley Keyue** A new hybrid active neutral point clamped flying capacitor multilevel inverter. IEEE Applied Power Electronics Conference and Exposition, 2015.
- **[14] Raju Athira, Arun S.** Hybrid multilevel inverter topology with an independent control for photovoltaic system. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 2, Issue 1, 2013, p. 278-287.